

Home | Login | Logout | Access Information | Alt

## Welcome United States Patent and Trademark Office

SEARCH

☐ Search Session History

:

BROWSE

Thu, 21 Jun 2007, 10:41:06 AM EST

IEEE XPLORE GUIDE

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Search Query Display

Recent Search Queries

#1 (simulat\* and test pattern? and path? and library<in>metadata) and reuse

THE THE STATE ASSESSMENT OF THE STATE OF THE

Indexed by

Help Contact Us Privac

Copyright 2006 IE



Home | Login | Logout | Access Information | Ale

Welcome United States Patent and Trademark Office

Search Results		BROWSE	SEARCH	IEEE XPLORE GUIDE			
Your search matched 4 of 15	326 documents.	rary <in>metadata) and reuse" d by Relevance in Descending</in>					
» Search Options							
View Session History	Modify	y Search					
New Search	(simul	(simulat* and test pattern? and path? and library <in>metadata) and reuse</in>					
•		Check to search only within this	results set				
» Key	Displa	ay Format:	n Citation & Abstrac	ct ·			
IEEE JNL IEEE Journal o	Magazine		,				
IET JNL IET Journal or	ngazine <b>vie</b>	w selected items sel	ect All Deselect All				
IEEE CNF IEEE Conferen	Proceeding						
IET CNF IET Conference	roceeding	<ol> <li>Testing embedded-core Zorian, Y.; Marinissen, E.</li> </ol>	_				
IEEE STD IEEE Standard		Computer					
		Volume 32, Issue 6, Jun Digital Object Identifier 10					
, ,		• •	<u>s  </u> Full Text: <u>PDF(</u> 204 KB)     I	EEE JNL			
		18-23 Oct. 1998 Page(s) Digital Object Identifier 10 AbstractPlus   Full Text: I Rights and Permissions	.J.; Dey, S.; Proceedings, International				
		Digital Object Identifier 1	<u>iters, IEEE</u> :tDec. 1997 Page(s):15 - 25	IEEE JNL			
		Armstrong, J.R.; Gray, F Industrial Electronics, IEI Volume 46, Issue 1, Fe Digital Object Identifier 1	<u>EE Transactions on</u> b. 1999 Page(s):13 - 22 0.1109/41.744371 <u>es  </u> Full Text: <u>PDF(</u> 592 KB)				

indexed by inspec°

@ Copyright 2006 IE



Home | Login | Logout | Access Information | Alt

	RELEASE 2.3		١	Welcome United St	ates Patent a	nd Trademark Offic	е		
Search Resu	ilts			BROWS	SE	SEARCH	IEEI	E XPLORE GUIDE	
Your search	(isolation logic and power and dematched 14 of 1589326 documents of 100 results are displayed, 25 to a	s.		•	ending order.				<b>⊘</b> e-mail ,
» Search Opt	tions ·								
View Session	n History		fy Se					7 <del>(</del>	
New Search		(ISOI	(isolation logic and power and design <in>metadata) and simulat*</in>						
			Chec	k to search only with	hin this results	set			
» Көу		Dispi	ay Fo	ormat:	Citation	Citation & Abstra	act		
IEEE JNL	IEEE Journal or Magazine								
IET JNL	IET Journal or Magazine	t√ ∧i	ew s	elected items	Seject All	Deselect All			
IEEE CNF	IEEE Conference Proceeding	<del></del> :	4	Automatic ADI h	ocod Operan	d lagistics for Emb	addad Dasa		
IET CNF	IET Conference Proceeding	L	1.			d Isolation for Embe Kammler, D.; Witte, 8			H.; Leupers, I
IEEE STD	IEEE Standard			H.; <u>Design, Automatio</u> Volume 1, 6-10 M		<u>Europe, 2006, DATE</u> ge(s):1 - 6	'06, Procee	dings	
				AbstractPlus   Full Rights and Permis		60 KB) IEEE CNF			
		Ċ	2.	Zarrineh, K.; Upad Design & Test of C	hyaya, S.J.; Computers, IE 3, May-June	<u>EE</u> 2001 Page(s):83 - 97		·	
				AbstractPlus   Ref Rights and Permis		Text: <u>PDF</u> (156 KB)	IEEE JNL		
			3.	A sequential failu Tze-Thong Chen; Automatic Control Volume 21, Issue	Adams, M.; .IEEE Transa		pplication		
				AbstractPlus   Full Rights and Permis		2 KB) IEEE JNL			
			4.	Fransson, T.; Aerospace Confer 4-11 March 2006 F	ence, 2006 IE Page(s):12 pp.			39 Gripen	
				AbstractPlus   Full Rights and Permis		48 KB) IEEE CNF			
			5.	Mattone, R.; De Lu Control Systems T Volume 14, Issue	ica, A.; echnology, IE 6, Nov. 2006	Isolation in a Three  EE Transactions on  Page(s):1158 - 1166  TCST.2006.880221		ng System	

AbstractPlus | Full Text: PDF(480 KB) | IEEE JNL



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library O The Guide

simulat\* and test pattern? and path? and library and reuse

શાસાલા

THE ACK DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used simulat and test pattern? and path? and library and reuse

Found 106,529 of 204,472

Sort results by

Best 200 shown

Display

results

relevance expanded form

Save results to a Binder Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

window

Result page: 1 2 3 4 5 6 7 8 9 10

Relevance scale

Fast detection of communication patterns in distributed executions

Thomas Kunz, Michiel F. H. Seuren

November 1997 Proceedings of the 1997 conference of the Centre for Advanced Studies on Collaborative research CASCON '97

Publisher: IBM Press

Full text available: pdf(4.21 MB)

Additional Information: full citation, abstract, references, index terms

Understanding distributed applications is a tedious and difficult task. Visualizations based on process-time diagrams are often used to obtain a better understanding of the execution of the application. The visualization tool we use is Poet, an event tracer developed at the University of Waterloo. However, these diagrams are often very complex and do not provide the user with the desired overview of the application. In our experience, such tools display repeated occurrences of non-trivial commun ...

2 Frontmatter (TOC, Letters, Philosophy of computer science, Interviewers needed, Taking software requirements creation from folklore to analysis, SW components and product lines: from business to systems and technology, Software engineering



**Publisher: ACM Press** 

Full text available: pdf(1.98 MB) Additional Information: full citation, index terms

IP Design and Reuse: Application of Software design patterns to DSP library design

Pontus Aström, Stefan Johansson, Peter Nilsson

September 2001 Proceedings of the 14th international symposium on Systems synthesis ISSS '01

Publisher: ACM Press

Full text available: pdf(144.85 KB)

Additional Information: full citation, abstract, references, citings, index

The design of a hardware data path library is one of the harder problems in design for reuse. Thanks to the appearance of hardware modeling libraries based on C++, it is possible to apply advanced software techniques to design such a library. This paper shows how software design patterns can be applied to hardware design. Design patterns yield a twofold advantage: a faster design process, and a library that is more extensible and

modular than an equivalent HDL counterpart. From a VHDL-C++ design ...

GPGPU: general purpose computation on graphics hardware

David Luebke, Mark Harris, Jens Krüger, Tim Purcell, Naga Govindaraju, Ian Buck, Cliff Woolley, Aaron Lefohn

August 2004 ACM SIGGRAPH 2004 Course Notes SIGGRAPH '04

Publisher: ACM Press

Full text available: 🔁 pdf(63.03 MB) Additional Information: full citation, abstract, citings

The graphics processor (GPU) on today's commodity video cards has evolved into an extremely powerful and flexible processor. The latest graphics architectures provide tremendous memory bandwidth and computational horsepower, with fully programmable vertex and pixel processing units that support vector operations up to full IEEE floating point precision. High level languages have emerged for graphics hardware, making this computational power accessible. Architecturally, GPUs are highly parallel s ...

Delay test and BIST: TranGen: a SAT-based ATPG for path-oriented transition faults Kai Yang, Kwang-Ting Cheng, Li-C. Wang



January 2004 Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair ASP-DAC '04

Publisher: IEEE Press

Full text available: pdf(118.88 KB)

Publisher Site

Additional Information: full citation, abstract, references, citings

This paper presents a SAT-based ATPG tool targeting on a path-oriented transition fault model. Under this fault model, a transition fault is detected through the longest sensitizable path. In the ATPG process, we utilize an efficient false-path pruning technique to identify the longest sensitizable path through each fault site. We demonstrate that our new SAT-based ATPG can be orders-of-magnitude faster than a commercial ATPG tool. To demonstrate the quality of the tests generated by our approac ...

6 The elements of nature: interactive and realistic techniques



Oliver Deusen, David S. Ebert, Ron Fedkiw, F. Kenton Musgrave, Przemyslaw Prusinkiewicz, Doug Roble, Jos Stam, Jerry Tessendorf

August 2004 ACM SIGGRAPH 2004 Course Notes SIGGRAPH '04

Publisher: ACM Press

Full text available: pdf(17.65 MB) Additional Information: full citation, abstract

This updated course on simulating natural phenomena will cover the latest research and production techniques for simulating most of the elements of nature. The presenters will provide movie production, interactive simulation, and research perspectives on the difficult task of photorealistic modeling, rendering, and animation of natural phenomena. The course offers a nice balance of the latest interactive graphics hardware-based simulation techniques and the latest physics-based simulation techni ...

7 An RTL Methodology to Enable Low Overhead Combinational Testing

Subhrajit Bhattacharya, Sujit Dey, Bhaskar Sengupta

March 1997 Proceedings of the 1997 European conference on Design and Test EDTC

**Publisher: IEEE Computer Society** 

Full text available: Tpdf(872.56 KB)

Additional Information: full citation, abstract

This paper introduces a low overhead test methodology, RT-SCAN, applicable to RT Level

designs. The methodology enables using combinational test patterns for testing the circuit, as done by traditional full-scan or parallel-scan schemes. However, by exploiting existing connectivity of registers through multiplexors and functional units, RT-SCAN reduces area overhead and test application times significantly compared to full-scan and parallel-scan schemes. Unlike most of the existing high-level te ...

Keywords: combinational circuits, RTL methodology, combinational testing, functional unit, RT-SCAN, multiplexor, register connectivity, application time, ATPG tool, area overhead, high-level test synthesis

8 Level set and PDE methods for computer graphics

David Breen, Ron Fedkiw, Ken Museth, Stanley Osher, Guillermo Sapiro, Ross Whitaker August 2004 ACM SIGGRAPH 2004 Course Notes SIGGRAPH '04

Publisher: ACM Press

Full text available: pdf(17.07 MB) Additional Information: full citation, abstract, citings

Level set methods, an important class of partial differential equation (PDE) methods, define dynamic surfaces implicitly as the level set (iso-surface) of a sampled, evolving nD function. The course begins with preparatory material that introduces the concept of using partial differential equations to solve problems in computer graphics, geometric modeling and computer vision. This will include the structure and behavior of several different types of differential equations, e.g. the level set eq ...

A software engineering perspective on algorithmics

Karsten Weihe

March 2001 ACM Computing Surveys (CSUR), Volume 33 Issue 1

Publisher: ACM Press

Full text available: pdf(1.62 MB)

Additional Information: full citation, abstract, references, index terms, review

An algorithm component is an implementation of an algorithm which is not intended to be a stand-alone module, but to perform a specific task within a large software package or even within several distinct software packages. Therefore, the design of algorithm components must also incorporate software-engineering aspects. A key design goal is adaptability. This goal is important for maintenance throughout a project, prototypical development, and reuse in new, unforseen contex ...

Keywords: algorithm engineering

10 Computing curricula 2001

September 2001 Journal on Educational Resources in Computing (JERIC)

Publisher: ACM Press

Full text available: pdf(613.63 KB)

Additional Information: full citation, references, citings, index terms html(2.78 KB)

11 Test (co-organized with LA-TTTC): Reducing test time with processor reuse in

network-on-chip based systems

Alexandre M. Amory, Érika Cota, Marcelo Lubaszewski, Fernando G. Moraes September 2004 Proceedings of the 17th symposium on Integrated circuits and system design SBCCI '04

**Publisher: ACM Press** 

Full text available: 🔁 pdf(192.49 KB) Additional Information: full citation, abstract, references, index terms

This paper proposes a test planning method capable of reusing available processors as test sources and sinks, and the on-chip network as the access mechanism for the test of cores embedded into a system on chip. The resulting test time of the system is evaluated considering the number of reused processors, the number of external interfaces, and power dissipation. Experimental results for a set of industrial examples based on the ITC'02 benchmarks show that the cooperative use of both the on-chip ...

Keywords: NoC testing, SoC test, computer-aided test (CAT), core-based test, networkon-chip, software-based test

12 Special issue: Al in engineering

D. Sriram, R. Joobbani

April 1985 ACM SIGART Bulletin, Issue 92

Publisher: ACM Press

Full text available: pdf(8.79 MB) Additional Information: full citation, abstract

The papers in this special issue were compiled from responses to the announcement in the July 1984 issue of the SIGART newsletter and notices posted over the ARPAnet. The interest being shown in this area is reflected in the sixty papers received from over six countries. About half the papers were received over the computer network.

13 Frontmatter (TOC, Letters, Election results, Software Reliability Resources!, Computing Curricula 2004 and the Software Engineering Volume SE2004, Software

Reuse Research, ICSE 2005 Forward)

July 2005 ACM SIGSOFT Software Engineering Notes, Volume 30 Issue 4

Publisher: ACM Press

Additional Information: full citation, index terms Full text available: pdf(6.19 MB)

14 The multics system: an examination of its structure

Elliott I. Organick January 1972 Book Publisher: MIT Press

Full text available: pdf(23.94 MB)

Additional Information: full citation, abstract, references, cited by, index

This volume provides an overview of the Multics system developed at M.I.T.--a timeshared, general purpose utility like system with third-generation software. The advantage that this new system has over its predecessors lies in its expanded capacity to manipulate and file information on several levels and to police and control access to data in its various files. On the invitation of M.I.T.'s Project MAC, Elliott Organick developed over a period of years an explanation of the workings; concep ...

15 VLSI Circuits: Selective-run built-in self-test using an embedded processor

Sungbae Hwang, Jacob A. Abraham

April 2002 Proceedings of the 12th ACM Great Lakes symposium on VLSI GLSVLSI '02

Publisher: ACM Press

Additional Information: full citation, abstract, references, citings, index Full text available: pdf(181.75 KB)

Many systems-on-a-chip (SOCs) include processors as central units to implement diverse algorithms and control peripheral units such as embedded cores. The computing power of the embedded processor can be used to self-test its own functions as well as to test the other cores within the chip boundary. In BIST methodology, pseudo-random pattern

testing can reduce the memory requirements. In addition to general pseudo-random pattern testing, this paper proposes and evaluates a novel selective-random ...

**Keywords**: SOC testing, built-in self-test, design for testability, processor-based testing, pseudo-random number generator

16 Test synthesis for mixed-signal SOC paths

Sule Ozev, Ismet Bayraktaroglu, Alex Orailoğlu

January 2000 Proceedings of the conference on Design, automation and test in **Europe DATE '00** 

Publisher: ACM Press

Full text available: pdf(98.68 KB)

Publisher Site

Additional Information: full citation, references, index terms

17 A hierarchical model of data locality

Chengliang Zhang, Chen Ding, Mitsunori Ogihara, Yutao Zhong, Youfeng Wu January 2006 ACM SIGPLAN Notices, Conference record of the 33rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages POPL '06, Volume 41 Issue 1

Publisher: ACM Press

Full text available: 🔁 pdf(256.26 KB) Additional Information: full citation, abstract, references, index terms

In POPL 2002, Petrank and Rawitz showed a universal result---finding optimal data placement is not only NP-hard but also impossible to approximate within a constant factor if  $P \neq NP$ . Here we study a recently published concept called reference affinity, which characterizes a group of data that are always accessed together in computation. On the theoretical side, we give the complexity for finding reference affinity in program traces, using a novel reduction that convert ...

Keywords: N-body simulation, NP-complete, hierarchical data placement, program locality, reference affinity, volume distance

18 Real-time shading

Marc Olano, Kurt Akeley, John C. Hart, Wolfgang Heidrich, Michael McCool, Jason L. Mitchell, Randi Rost

August 2004 ACM SIGGRAPH 2004 Course Notes SIGGRAPH '04

Publisher: ACM Press

Additional Information: full citation, abstract Full text available: T pdf(7.39 MB)

Real-time procedural shading was once seen as a distant dream. When the first version of this course was offered four years ago, real-time shading was possible, but only with oneof-a-kind hardware or by combining the effects of tens to hundreds of rendering passes. Today, almost every new computer comes with graphics hardware capable of interactively executing shaders of thousands to tens of thousands of instructions. This course has been redesigned to address today's real-time shading capabili ...

19 Compiler construction: an advanced course

F. L. Bauer, F. L. De Remer, M. Griffiths, U. Hill, J. J. Horning, C. H. A. Koster, W. M. McKeeman, P. C. Poole, W. M. Waite, G. Goos, J. Hartmanis January 1974 Book

Publisher: Springer-Verlag New York, Inc.

Full text available: 🔁 pdf(65.62 MB) Additional Information: full citation, abstract, references, cited by

The Advanced Course took place from March 4 to 15, 1974 and was organized by the Mathematical Institute of the Technical University of Munich and the Leibniz Computing Center of the Bavarian Academy of Sciences, in co-operation with the European Communities, sponsored by the Ministry for Research and Technology of the Federal Republic of Germany and by the European Research Office, London.

20 Frontmatter (TOC, Letter from the chair, Letter from the editor, Letters to the editor, ACM policy and procedures on plagiarism, PASTE abstracts, Calendar of future



events. Workshop and conference information) ACM SIGSOFT Software Engineering Notes staff

January 2006 ACM SIGSOFT Software Engineering Notes, Volume 31 Issue 1

Publisher: ACM Press

Full text available: pdf(1.82 MB) Additional Information: full citation, index terms

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2007 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player

## **WEST Search History**

	grammaticon delegramacional del participation de la constantion de	Programme constraints of a	\$2000000000000000000000000000000000000
Hide Items	Restore	Clear	Cancel

DATE: Thursday, June 21, 2007

Hide?	Set Name	<u>Query</u>	Hit Count
	DB=PG	PB, USPT; THES=ASSIGNEE; PLUR=YES; OP=ADJ	
	L5	L4 and reus\$	8
	L4	simulation and ((test with pattern?) with path?) and library	23
	L3	chen.in. and simulation and (test with path?)	9
	L2	L1 and intellectual property	4
	L1	chen.in. and reuse and simulation	63

END OF SEARCH HISTORY